Bluespec CTO Rishiyur S. Nikhil conducted a tutorial, “Designing Hardware Systems and Accelerators with Open-Source BH (Bluespec Haskell)” on August 23, 2020 at the 25th ACM SIGPLAN International Conference on Functional Programming.
The Rise of Open Source Hardware Acceleration
While this is a programming languages-oriented conference, not normally a venue for hardware design topics, there is a rapidly growing interest in open source hardware accelerators. Bluespec’s leading expertise in RISC-V open source hardware acceleration made them the perfect candidate to meet this need. Additionally, the Bluespec Haskell (BH) language has been in high demand, providing a major competitive advantage to the highly Haskell-knowledgeable attendees of ICFP.
Open Source Hardware Acceleration on an SoC
Using a hands-on presentation and demo format, Nikhil took the audience from a simple “Hello World!” example of a few lines all the way to a full-blown SoC driving a fully pipelined, memory-to-memory sorting accelerator, all written in the Bluespec languages BSV and BH, and utilizing Bluespec, Inc.’s open-source “Flute” RISC-V CPU.
Watch the full presentation HERE.
The tutorial of the materials can be found HERE.
Get Started with RISC-V for Free.
Looking to get started with RISC-V? Bluespec’s RISC-V Explorer gives you a fast, free, and accurate way to experiment with RISC-V. Compare 200+ core configurations, evaluate best-in-class RISC-V cores, and move to development seamlessly. To see how it works visit our Free RISC-V Explorer page.
Bluespec is your go-to resource for RISC-V, delivering solutions, support, and expertise. Drive innovation for your business by transforming your embedded systems developers into RISC-V power users. Bluespec equips your team with a suite of developer tools, configurable cores, and ongoing support to solve any RISC-V problem. Let us help you get moving quickly and get results with RISC-V. For a complete overview of best-in-class tools and cores for RISC-V innovation, visit bluespec.com.